

| Title | Page |
|--------------------------------------|-------|
| Cover Sheet | 1 |
| Block Diagram | 2 |
| CPU-CLK/Control/MISC/PEG ,CPU-Memory | 3,4 |
| CPU-Power,CPU-GND | 5,6 |
| DDR III DIMM 1 ,DDR III DIMM 2 | 7,8 |
| CP-PCI/E/DMI/USB/CLK | 9 |
| CP-SATA/HOST/FAN/GPIO/VGA | 10 |
| CP-SMB/LPC/AUDIO/RTC/RST | 11 |
| CP-POWER,GND/NVRAM | 12,13 |
| CP STRAPS | 14 |
| PCI E x1 Slot / SDVO Connector | 15 |
| SIO-Fintek F171808A | 16 |
| VGA | 17 |
| EDP | 18 |
| HDMI | 19 |
| LAN-Lewisville 82579 | 20 |
| Audio Codec ALC889 | 21 |
| USB Connector | 22 |
| SATA / FAN Control | 23 |
| ACPI Controller UPI | 24 |
| CP / CPU_SA Power | 25 |
| DDR Power - uP6103 1-Phase | 26 |
| CPU_VTT - ISL95870B- 1-Phase | 27 |
| VRD12 - ISL6364CR+ 1Phase | 28 |
| VCCP ABD CPU_GFX POWER | 29 |
| ATX F_Panel/TPM | 30 |
| Manual Parts | 31 |
| CPU/PCH XDP | 32 |
| History | 33 |

MS-7677 Mini ITX Ver: 1.0

Intel -SugarBay plamform

CPU:
INTEL-Sandy bridge LGA1155

System Chipset:
INTEL-Cougar Point

OnBoard Chipset:
HD Audio Codec:RTL889
LAN-Lewisville 82579
SIO:Fintek F171808A
Flash ROM: 64 Mb SPI (CHIP)


Main Memory:
DDRIII (1066/1333MHz) * 2 (Dual Channel)


Expansion Slots:
PCI Express (X1) Slot * 1


PWM:
VRD12 - ISL6364CR+1Phase

ACPI:
UPI


Other:
SATA(SATA2-300MB/s) *4
USB2.0 *6










+1.5V_DDR3-Decoupling





+CPU_VTT Decoupling

button SP Capacitors



+CPU_VCCP-Decoupling








PLACE ALL 0805 CAPS INSIDE CPU SOCKET CAVITY



MICRO-STAR INT'L CO.,LTD





MS-7677

| Size | Document Description | Rev |
|----------------------------------|----------------------|-----|
| Custom | CPU-Power | 1.0 |
| Date: Tuesday, November 16, 2010 | Sheet 5 of 33 | |




DDRIII DIMM_A0


Place close to DIMM1




4 MEM_MA_DATA[63..0] <<> MEM_MA_DATA[63..0]



DDR3







DIMM1 (CHANNEL-A)
ADDRESS = 0:0 [SA1:SA0]



| MICRO-STAR INT'L CO.,LTD | | |
|----------------------------------|----------------------|---------------|
| MS-7677 | | |
| Size | Document Description | Rev |
| Custom | DDR III A DIMM 1 | 1.0 |
| Date: Tuesday, November 16, 2010 | | Sheet 7 of 33 |

DDRIII DIMM_B0




Vref-DQ : Reference voltage for DQ0-DQ63, CB0-CB7 and PAR_IN. When in single ended mode used for DQS0-DQS7.
 Vref-CA : Reference voltage for A0-A15, BA0-BA2, RAS#, CAS#, WE#, S0#, S01#, CKE0, CKE1, ODT0 and ODT1.

RESET#(Output) : A synchronously forces all registered output LOW when RESET# is LOW. This signal can be used during power up to ensure that CKE is LOW and DQs are High-Z.

SMBCLK_DDR << SMBCLK_DDR 7
 SMBDATA_DDR << SMBDATA_DDR 7

| MICRO-STAR INT'L CO.,LTD | | |
|----------------------------------|----------------------|-----|
| MS-7677 | | |
| Size | Document Description | Rev |
| Custom | DDR III B DIMM 1 | 1.0 |
| Date: Tuesday, November 16, 2010 | Sheet 8 of 33 | |









Table 3-7. VCCPLL Decoupling Requirements

| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|-----------------------------|-----|------------|------------|--------|--|-------|
| Aluminum Electrolytic 220µF | 1 | 77mΩ | 3.3nH | Output | North of processor - as close to RM keep-out as possible | 1 |
| 10µF 0805 XSR | 1 | 3mΩ | 0.51nH | Output | | 1,2,3 |


5VREF & 5VREF_SUS Sequencing Circuit




Change to 100µH if VCCA_DPLL/VCCA_DPLL has noise issue.



PCH decoupling cap







MICRO-STAR INT'L CO.,LTD

MS-7677






| | | |
|--------|----------------------|-----|
| Size | Document Description | Rev |
| Custom | CP POWER | 1.0 |

Date: Tuesday, November 16, 2010 | Sheet 12 of 33



CP REQUIRED STRAPS

| BOOT DEVICE | GNT1 | SATA1GP/GPIO19 |
|-------------|----------|----------------|
| LPC | 0 | 0 |
| PCI | 0 | Floating |
| SPI | Floating | Floating |



1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.




INTVRMEM
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V regulators. Must be reconnected even when not supporting DSW.



HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY




HDA_SDO
Disable ME in Manufacturing Mode
when pull LOW ????


HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high




GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY




DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP




SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT



In Deep Sleep Power Well.
If not used, require a weak pull-up (8.2k-10k) to VccDSW3_3



Cougar point EDS PAGE:93 This signal should not be pull high





Cougar point EDS PAGE:93 This signal should not be pull high




| MICRO-STAR INT'L CO.,LTD | | | |
|----------------------------------|-----------------------------------|----------|------------|
| MS-7677 | | | |
| Size Custom | Document Description CP STRAPS | | Rev 1.0 |
| Date: Tuesday, November 16, 2010 | | Sheet 14 | of 33 |

SDVO connect




MS-7677


| | | |
|----------------------------------|---|----------------|
| Size Custom | Document Description PCIEX1 Slot / SDVO connect | Rev 1.0 |
| Date: Tuesday, November 16, 2010 | | Sheet 15 of 33 |




10 VSYNC
10 HSYNC









Level shift




For EMI






| | | | | |
|---|----------------------|-----|---------------------------------|----------|
|  | | | MICRO-STAR INT'L CO.,LTD | |
| | | | MS-7677 | |
| Size | Document Description | Rev | | |
| Custom | VGA | 1.0 | | |
| Date: Tuesday, November 16, 2010 | | | Sheet | 17 of 33 |



EDP POWER



For EMI






MICRO-STAR INT'L CO.,LTD

MS-7677


| Size | Document Description | Rev |
|----------------------------------|----------------------|-----|
| Custom | EDP | 1.0 |
| Date: Tuesday, November 16, 2010 | Sheet 18 of 33 | |

| | | | |
|----|------------------|----|------------------|
| 10 | HDMI_DDPCC_CLK_P | 10 | HDMI_DDPCC_CLK_P |
| 10 | HDMI_DDPCC_CLK_N | 10 | HDMI_DDPCC_CLK_N |
| 10 | HDMI_DDPCC_TX2_P | 10 | HDMI_DDPCC_TX2_P |
| 10 | HDMI_DDPCC_TX2_N | 10 | HDMI_DDPCC_TX2_N |
| 10 | HDMI_DDPCC_TX1_P | 10 | HDMI_DDPCC_TX1_P |
| 10 | HDMI_DDPCC_TX1_N | 10 | HDMI_DDPCC_TX1_N |
| 10 | HDMI_DDPCC_TX0_P | 10 | HDMI_DDPCC_TX0_P |
| 10 | HDMI_DDPCC_TX0_N | 10 | HDMI_DDPCC_TX0_N |






| [DDC_EN, DDCBUF_EN, OE#] | DDC Passive Switch | DDC Active Buffer |
|--------------------------|--------------------|-------------------|
| 1, 0, X | On | Off |
| 1, 1, 0 | Off | On |
| 1, 1, 1 | Off | Off |
| 0, X, X | Off | Off |

| | | |
|----------|-------|-------------------------------------|
| PC1, PC0 | | note |
| 00 | 8 dB | internal pull-down at ~500K ohm. |
| 01 | 4 dB | |
| 10 | 12 dB | |
| 11 | 0 dB | |





$$V_o = V_{ref} (1 + R_2/R_1) + I_{adj} \times R_2$$


If CLK_REQ_N is connected to PCIECLKRQ[1:2]#,
the CLK_REQ_N pull-up resistor should be connected
to +V3.3s



+3.3V LAN






Note: These caps closed to PHY




Rear USB Connector

USB POWER FOR PORT




REAR USB



PS2&USBX2 PORT(6,7)





REAR USB PORT 8,9 (With LAN)




REAL USB PORT 0,1






CPU FAN-COUNTROL CIRCUIT



SYS FAN CIRCUIT



MICRO-STAR INT'L CO.,LTD

MS-7677

| Size | Document Description | Rev |
|----------------------------------|----------------------|-----|
| Custom | SATA /FAN Control | 1.0 |
| Date: Tuesday, November 16, 2010 | Sheet 23 of 33 | |

CPU SA Power





Table 3-10. VCCSA Decoupling Requirements

| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|------------------------|-----|------------|------------|--------|-------------------------------------|-------|
| Aluminum Polymer 560µF | 1 | 7mΩ | 1.4nH | Output | As close to RM keep-out as possible | 1 |
| 10µF 0805 XSR | 2 | 3mΩ | 0.51nH | Output | Inside processor socket cavity | 1,2,3 |

Waitting CPU_VTT Ready



CP Power






Table 4-1. V1.05A_PCH Plane Decoupling Recommendations

| Bulk Decoupling Location | Qty x μ F (size) | ESR, m |
|---|--------------------------|---------------|
| 1.055 rail for VccCore & VccIO (dedicated)(AMT sku) | 1x820uF | 21mohm (bulk) |
| 1.05A rail for VccASW (dedicated)(AMT sku) | 2x22uF MLCC | |
| 1.05S rail merge with 1.05A rail (non-AMT sku) | 1x 560uF 2x 22uF MLCC | 7mohm (bulk) |

Note: Bulk electrolytic capacitors (tantalum or aluminum based) render an aggregate ESR that matches the motherboard impedance budget. Other electrolytic capacitors that render motherboard impedance match can be deemed suitable as long as ripple current ratings and attach rate renders Bulk ESR not significantly different than those shown.

UPI VOLTAGE CONSOLE





MICRO-STAR INT'L CO.,LTD


MS-7677

| | | |
|----------------------------------|--|----------------|
| Size Custom | Document Description CP / CPU_SA POWER | Rev 1.0 |
| Date: Tuesday, November 16, 2010 | | Sheet 25 of 33 |

DDR Power



Intel Power on for 5v droop issue




Meet Intel Power Down Sequence


Table 3-11. VDDQ Decoupling Requirements

| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|-------------------------|-----|------------|------------|--------|---------------------|-------|
| Aluminum Polymer 1000µF | 3 | 5mΩ | 1.8nH | Output | Close to power pins | 12 |
| 22µF 0805 XSR | 9 | 5mΩ | 0.55nH | Output | | |

ChannelA DDR VTT Power CAP




ChannelB DDR VTT Power CAP



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .

$$0.2075A \cdot 4 = 0.8A$$







MICRO-STAR INT'L CO.,LTD



MS-7677

| | | |
|----------------------------------|---|----------------|
| Size Custom | Document Description DDR POWER-UP6103 1-Phase | Rev 1.0 |
| Date: Tuesday, November 16, 2010 | | Sheet 26 of 33 |


CPU VTT Power




VRMPWRGD LEVEL SHIFT




4 PIN POWER CONNECT



VCCP 65W VCCAXG MAX:25A



VCCP POWER



VCORE 65A
LL:1.7m ohm

VCORE need cap
page 5

Decoupling Requirements

| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|-----------------------------|-----|------------|------------|--------|--|---------|
| Aluminum Polymer 560uF | 4 | 7mΩ | 1.4nH | Output | North of processor - as close to RM keep-out as possible | 1 |
| 22uF 0805 XSR | 18 | 5mΩ | 0.55nH | Output | 14 - Inside processor socket cavity 4- North of processor - as close to RM keep-out as possible | 1, 2, 3 |
| Aluminum Electrolytic 390uF | 4 | 51mΩ | 6.1nH | Input | | 1 |
| 4.7uF XSR | 9 | 7mΩ | 0.6nH | Input | | 1 |



- Notes:
- The ESR, ESL, and ripple current values in this table are based on the values used in power distribution simulations used by Intel. They are not vendor specifications.
 - The decoupling should be placed as close as possible to the processor power pins.

GFX POWER


VCCAXG SVID:25A TDC:35A

Table 3-4. VCCAXG Decoupling Requirements


| Capacitance | Qty | ESR (each) | ESL (each) | Filter | Placement | Notes |
|------------------------|-----|------------|------------|--------|---|---------|
| Aluminum Polymer 560uF | 4 | 7mΩ | 1.4nH | Output | East of processor - as close to RM keep-out as possible | 1 |
| 22uF 0805 XSR | 6 | 5mΩ | 0.55nH | Output | 4 - Inside processor socket cavity 2(empty) - Bottom of board, near socket | 1, 2, 3 |
| 4.7uF XSR | 3 | 7mΩ | 0.6nH | Input | | 1 |




ATX POWER CONNECTOR




TPM




FOR INTEL TEST



FRONT PANNEL



LED (for Fintek 71882)






MICRO-STAR INT'L CO.,LTD

MS-7677


| Size | Document Description | Rev |
|----------------------------------|----------------------|-----|
| Custom | ATX F_Panel/EMI/TPM | 1.0 |
| Date: Tuesday, November 16, 2010 | Sheet 30 of 33 | |




7677-0c
PK0-076770B-K10, 慶生, 10, 寶安恩斯邁廠 (MSIS)
PK0-076770B-G37, 精成, 23, 寶安恩斯邁廠 (MSIS)
PK0-076770B-E48, 競華, 23, 寶安恩斯邁廠 (MSIS)



Mounting Holes



Optical Fiducial Marks-120




Simulation




| | | | |
|--|----------------------------------|--------------------------------------|------------|
| | MICRO-STAR INT'L CO.,LTD | | |
| | MS-7677 | | |
| | Size Custom | Document Description Manual Parts | Rev 1.0 |
| | Date: Tuesday, November 16, 2010 | Sheet 31 | of 33 |


Reserve debug port 5020



CRB 0.7 107 page





PCH XDP



PCH XDP PWRGD/RESET





| | | | |
|---|----------------------------------|---|----------------|
|  | MICRO-STAR INT'L CO.,LTD | | |
| | MS-7677 | | |
| | Size Custom | Document Description History | Rev 1.0 |
| | Date: Tuesday, November 16, 2010 | | Sheet 33 of 33 |